In this paper, a new single-phase hybrid multilevel inverter topology is proposed with reduced switch count. The basic unit of the proposed topology is capable of generating 13 levels at the output. A higher number of levels can be generated by extending the basic unit. Two different extensions of the basic unit have been proposed in the paper. The topology consists of a level generation unit (LGU) and the polarity changing unit (PCU). The level generation unit of the proposed topology is based on the series connection of multiple switched dc voltage sources with half and full bridge configurations. Selective Harmonic Elimination PWM (SHEPWM) based switching control technique has been employed for an improved harmonic spectrum. Performance and effectiveness of the proposed topology with the employed SHEPWM control have been substantiated by simulation results and verified by experimental results obtained from a laboratory prototype. SHEPWM based New Hybrid Multilevel Inverter Topology with Reduced Switch Count SIDDIQUE Marif EPE'19 ECCE Europe
Introduction
With the technological advancements and the added advantages over conventional two-level inverters, the multilevel inverters have allowed increased focus owing to their evolving topologies. MLIs offer reduced voltage source counts, decreased switches and driver circuits in addition to high power quality, low harmonic distortion and reduced switching losses. With the advantage of a wide range of applications, they are used in the variable frequency drives, HVDC and Flexible AC transmission structure, Electric Vehicle drive, renewable energy systems, etc. The very first mentioned MLIs in literature are cascaded H-bridge MLI, Flying Capacitor MLI, and Diode Clamped MLI [1] - [4] . Numerous topologies have been presented in the literature with the aim of achieving a higher level of output voltage with reduced switch counts [5] - [8] . To increase the number of voltage levels with reduced switch counts, several MLIs have been demonstrated in [7] , [9] - [13] .
A new MLI topology has been proposed in [14] , which uses 12 switches for the nine-level voltage generation. A similar topology has been proposed in [10] , which uses three dc voltage source with seven switches for nine level output voltage. However, with four diodes used in the topology, the efficiency of the topology [10] has a poor value. The topologies proposed in [15] gives the optimal design of the topology, however, the required number of dc voltage sources are on the higher side. This paper proposes a new MLI topology with reduced switch and source count. The basic unit of the proposed topology uses 10 switches with three dc voltage sources to produce the 13 level output voltage waveform. The paper is organized as follows: Section II gives the details of the basic unit with the two extention of basic unit. Section III deals with the comparative study of the proposed basic unit. Section IV gives the details of the SHEPWM used for the optimal switching angle calculations. Section V provides the simulation hand hardware results and the paper is summarized in Section VI.
Proposed Topology
The basic unit of the proposed multilevel inverter is depicted in Fig. 1 . The proposed topology consist of two units i.e. level generation unit (LGU) and polarity change unit (PCU). LGU consist of three dc voltage sources along with six unidirectional switches S1-S6. The switch pair (S1-S2), (S3-S4), and (S5-S6) need to be operated in complementary mode to avoid shortcircuiting of dc voltage sources. With V1=3Vdc, V2=2Vdc, and V3=Vdc, the LGU generates six levels in positive polarity. The PCU is an H-bridge, which consist of four unidirectional switches (H1-H4). The PCU is used to change the polarity with the generation of zero voltage level at the output. Therefore, the combination of these two units generates 13 levels of the output voltage across the load. Table I gives all the switching states of the proposed basic unit. For a higher number of levels at the output, the basic unit of the proposed topology can be extended with three different connections as explained below.
A. 1 st Extension:
In the 1 st extension, the dc voltage source configured as a half-bridge on the left side of the voltage source V2 of the basic unit are added. This extension is shown in Fig. 2 . The different equations for the 1 st extension with m numbers of dc voltage sources configured in half bridge are given as:
The magnitude of dc voltage source VLm is selected as given in (2).
B. 2 nd Extension:
In this extension as depicted in Fig. 3 , full bridge configured dc voltage sources are added on the right side of the voltage source V2 of the basic unit. The magnitude of dc voltage sources of the full bridge is selected in tertiary mode. Therefore, the voltage magnitude of VL1 is selected based on the number of full bridge configured dc voltage sources. The different equations for 2 nd extension with n number of dc voltage sources on the right side of voltage source V2 are given as:
The magnitude of dc voltage sources are selected as:
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Comparative Study
Table II compares the different multilevel inverter topologies with three dc voltage sources in terms of the number of total semiconductor devices against a number of levels. The topology introduced in [15] uses a lower number of power semiconductor devices compared to other topologies but generated 11 levels at the output. The basic unit of the proposed topology generates the maximum number of levels compare to other topologies. Fig. 4 shows the staircase output voltage waveform. For a high-quality output voltage, the total harmonic distortion (THD) is an important factor and is given by LGU PCU LOAD Fig. 3 : Extension of basic unit with addition of dc voltage sources configured in full bridge Where V1 is the fundamental component of the output voltage and Vi is the i th harmonic voltage. Selective harmonic elimination (SHE) modulation technique demonstration superior performance due to its capability of eliminating lower order harmonics [16] . For 13 level output voltage, five harmonic voltages can be eliminated. In this paper 3 rd , 5 th , 7 th , 9 th and 11 th harmonic order is selected to be eliminated. The equations for 13 level SHEPWM is given as The switching angles − are obtained from the solution of (6)- (12) . The variation of these angles are shown in Fig. 5 (a) and Fig. 5 (b) shows the variation of harmonic orders against the modulation index ma. 
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Results and Discussion
The MATLAB/Simulink software is used for the validation of the proposed topology in different loading conditions. All the simulation results provided in this section are carried out at modulation index of 0.8. The switching angles calculated by SHEPWM at the ma=0.80 is given in Table III . Fig. 6 (a) shows the output voltage waveform using the switching angels calculated by SHEPWM. Fig.  6 (b) displays the FFT of the output voltage. From the FFT, the 3 rd , 5 th , 7 th , 9 th and 11 th harmonic are zero as selected in SHEPWM. After fundamental, 13 th harmonic is present in the output voltage with magnitude less than 4%. The elimination of selected harmonics order shows the effectiveness of SHEPWM. Furthermore, the proposed topology has been tested with differet types of load. The output voltage and current waveform with a purely resitive load having a magnitude of 10Ω is shown in Fig. 7 (a) . Similarly, the output voltage and current waveforms with a series connected resistive-inductive load with Z = 10Ω+100mH has been depicted in Fig. 7 (b) .
Based on the analyses and simulation of the proposed topology, an experimental prototype of the proposed topology is built as illustrated in Fig. 8 . TOSHIBA IGBT GT50J325 is employed as a switch in the prototype. The gate pulses for the switches are produced by 
Conclusion
This paper has demonstrated a new hybrid multilevel inverter with reduced counts of semiconductor devices. The proposed topology is able to generate 13-level output voltage using ten switches. Selective harmonic elimination PWM method is used for the elimination of lower order harmonics of the output voltage which is thereby verified through simulation and experimental results. The performance validation of the synthesized inverter is achieved with different types of load. 
